

Practical Usage of "C-based Synthesis"

for Dynamic Reconfigurable Chips, and area reduction by performance balancing

Kazutoshi Wakabayashi

EDA R&D Group, Central Res. Labs. NEC Corp.

Visiting Proffesor at Japan Advanced Institute of Technology June 25, 2008

U can change.

Agenda

0) Our Chip Architecture – MPSoC (MxDHx)

1) Dynamic Reconfigurable Processor + C-synthesis graphics, camcorder (embedded software)

2) Dedicated HW (ASIC) + C-synthesis

QoR for ASIP, Low Performance/High Performance HW

3) Summary

Other topics:

Design Flow: how we can integrate to my current flow? legacy RTLs, RTL sim. assertion,

timing closure, ECO: can we do?









U can change.

6







2) Analysis on C-synthesized HW modules QoR: Behavioral Synthesis vs Manual RTL

ex1)Fixed Architecture (e.g. Processor):

Configurable processor	C(HLS)	RTL(Man.)	Ratio
#lines	1.3KL	9.2KL	7.6X
Sim. speed	61Kc/s	0.3K cycles/sec	203X
Size	19KG	18KG	5%+

Not much space for architectural exploration HLS cannot beaten good designers, but 7times less code size, and 200X faster simulation lead to **less bugs, less design period**

U can change.

QoR analysis (cnt.) ex2) Low Performance for sequential algorithm (ex. ECC for Mobile Phone) Constraint length: 9, Data rate: 1/2, word 8bit, ACB 4 parallel Decode: Cycles 10,882 clocks, speed 0.68ms (at 16MHz clock) Viterbi C(HLS) RTL(Man.) Ratio decoder Size 1/105 KG 50 KG -Human Designer is good at high performance design usually, fully parallel architecture -HLS is good at time multiplexed architecture -> sharing REGs and FUs -> smaller circuits. U can change. MPSoC'08 © K. Wakabayashi , NEC Corp. © NEC Corporation 2006



QoR (cnt.)

ex3) High Performance Circuit (highly parallel or pipelined)

- High speed RSA-2048 circuit
 - Conventional implementation ... 5-10 ms@100MHz

	C-synthesis	Hand-made RTL	Ratio
Latency (encryption)	1 ms @100 MHz	1 ms @100 MHz	-
Circuit size	75 Kgates	60 Kgates	1.2
Code size	1000 lines	2000 lines	2x
Simulation time (encryption)	2 sec (behavioral sim.)	11min (680 sec) (RTL sim.)	300x
After C modeling	2 minutes	3+ days	

U can change.

MPSoC'08 © K. Wakabayashi , NEC Corp.

© NEC Corporation 2006



